We report techniques for the fabrication of multi-zone linear RF Paul traps that exploit the machinability and electrical conductivity of degenerate silicon. The approach was tested by trapping and laser cooling 24 Mg + ions in two trap geometries: a single-zone two-layer trap and a multi-zone surface-electrode trap. From the measured ion motional heating rate we determine an electric eld spectral density at the ion's position of approximately 1×10 −10 (V/m) 2 ·Hz −1 at ωz/2π = 1.125 MHz when the ion lies 40 µm above the trap surface. One application of these devices is controlled manipulation of atomic ion qubits, the basis of one form of quantum information processing. Much recent ion trap research is motivated by the goal of building a useful quantum information processor (QIP) using trapped atomic ions as qubits (two-level quantum systems). In one approach, chains of laser-cooled ions are conned in linear radio frequency (RF) Paul traps with segmented trap electrodes. 1, 2, 3, 4 Although the theoretical and experimental groundwork has been laid for a large-scale processor, so far only simple traps utilizing up to eight ions have been demonstrated.
Much recent ion trap research is motivated by the goal of building a useful quantum information processor (QIP) using trapped atomic ions as qubits (two-level quantum systems). In one approach, chains of laser-cooled ions are conned in linear radio frequency (RF) Paul traps with segmented trap electrodes. 1, 2, 3, 4 Although the theoretical and experimental groundwork has been laid for a large-scale processor, so far only simple traps utilizing up to eight ions have been demonstrated. 2, 3, 5 Useful qubit computations could be performed using segmented electrodes which dene an array of interconnected traps capable of holding and manipulating a large number of ions. 1 Building such devices poses several microfabrication challenges. For example, the RF potentials (typically 100 to 500 V, 10 to 100 MHz) needed for trapping suggest use of a low-loss substrate such as sapphire to prevent heating. However, such materials are incompatible with many through-wafer via technologies needed to distribute potentials to hundreds of control electrodes. 2, 6 Also, in vacuum, exposed dielectrics (e.g., the substrate) can accumulate charge giving rise to unwanted stray elds at the ions' location. High aspect-ratio electrodes can mitigate this problem but are dicult to fabricate for our target electrode width of ∼ 10 µm. It is desirable that the ratio of electrode height to inter-electrode distance ratio be greater than 2. 24 Mg + ion imaged onto a camera (viewed from above). B) The chip geometry in cross-section near the trapping region (indicated by a dot); not to scale. The inter-electrode spacing was ∼ 6 µm (e.g., between C1 and C2 near the ion). The ion-electrode distance was ∼ 122 µm (e.g., the closest distance between C2 and the ion). The primed electrodes are not visible in the photograph. The two-tiered etch of the silicon trap electrodes permits a large solid angle for ecient collection of ion uorescence (dashed lines).
The devices were characterized by use of trapped and laser-cooled atomic 24
Mg
+ ions. We measured the rate at which ions gain kinetic energy from noisy ambient electric elds, an important characteristic for QIP. 3, 9 Also, we obtain reasonable agreement between simulation of the trap potentials and experimentally measured frequencies, important for reliable transport of ions between zones. 2, 8 The suitability of degenerate silicon as a trap electrode
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material was demonstrated by building and testing several ion traps. Two of these traps are discussed in this paper. Figure 1 shows a single-zone two-layer anodically bonded trap that used a 7070 borosilicate glass as a dielectric spacer (0.06 loss tangent at 1 MHz). 7, 10, 11 The device was built to demonstrate trapping using semiconducting trap electrodes; prior traps at NIST with similar a geometry used metal electrodes. 12 The silicon was doped by the manufacturer with boron to give it a resistivity of 0.5−1×10 −3 Ω·cm. After the trap electrode pattern was etched, the silicon and glass wafers were diced into chips and bonded. In this rst demonstration device, the chips were aligned by hand with the aid of a microscope. The electrodes near the ions were bare silicon; the nearest glass surface was more than 2 mm away from the trap zone.
The RF potential V RF = 125 V at Ω RF /2π = 67 MHz, was applied with a λ/4 resonant transformer with a loaded Q of 372. Typical ion lifetime with laser cooling was several hours; lifetime without laser cooling was up to 20 s. 10 The static trapping potentials were approx- Figure 2 shows a trap with a surface-electrode geometry. 13, 14 The substrate was commercially available SOI with a Si resistivity of 5 to 20 × 10 −3 Ω · cm.
11
The single-layer geometry is amenable to microfabrication, as all the trap electrodes lie in a single plane. The trap has 45 electrodes, permitting translation of ions from a loading zone to a pair of arms each with multiple trapping zones. Near the end of each arm the electrodes taper so that the ion-electrode distance drops from ∼ 45 µm to ∼ 10 µm; these zones were not employed for the results reported here.
Trapping conditions were V RF = 50 V at Ω RF /2π = 67 MHz and the RF resonant transformer loaded Q was 90. Typical ion lifetime with Doppler cooling was around an hour; without cooling the lifetime was 10 s. Trap potentials were determined numerically and designed to null ion RF micromotion and properly orient the trap principle axes. 9 Transport from the load zone to an experimental zone was repeated hundreds of times without ion loss (1 Hz repetition rate). The trap zone adjacent to electrodes E 2 and E 5 lies ∼ 371 µm away from the load zone and is ∼ 41 µm above the electrode surface. Typical static potentials were
V (E 6 ) = 0.71 V and V (E CT R ) = 0.11 V. For these potentials, the frequency along theẑ-axis was measured to be ω z /2π = 1.125 MHz, in agreement with simulation to within 4 %. From simulation and measured radial frequencies (ω x /2π = 7.80 MHz, ω y /2π = 9.25 MHz), the RF potential was inferred. The trap depth predicted from simulation was 25 meV. Neither device exhibited breakdown for RF potentials up to 150 V.
In the surface-electrode trap, kinetic energy gained by ions in the absence of cooling was measured by use of a Annotations highlight three trap zones (indicated by circles): a load zone (electrodes L1 − L3) and a pair of zones whose electrode surfaces were either bare silicon (electrodes E1 −E6) or 1 µm evaporated gold F1 − F6, not all labels visible). Inset: uorescence from a pair of laser-cooled 24 Mg + ion imaged onto a CCD camera (viewed from above). B) Chip geometry in cross-section near the loading zone; not to scale. The interelectrode spacing was ∼ 4 µm (e.g., between E1 and E2). The SiO2 was undercut about ∼ 2 µm by a wet etch. A hole cut in layer d3 permits passage of neutral 24 Mg from the back side of the wafer to the trap load zone without risk of shorting trap electrodes. The structural insulator (SiO2) was outside the eld of view of the ions in all zones.
Doppler recooling technique. 15, 16 As a test of the eect of electrode material type on ion motional heating, two regions were created: one with gold-coated electrodes and one with bare silicon electrodes (Fig. 2) . Heating measurements were made over each zone in a static potential well at an ion-electrode distance of ∼ 40 µm. We observed that ion motional heating in the absence of laser cooling 9 was the same in the gold and bare silicon experimental zones. The inferred electric eld noise spectral density was competitive with other room temperature microtraps and was determined to be approximately 1 × 10
quanta/s). 2, 9, 15, 17 Because the rate of energy gain was about the same in both zones and somewhat variable from day to day, we suspect the heating was caused in part by noise injected from an unidentied external source. 8, 11 Two types of Si-insulator-Si heterostructures were used for these traps: anodically bonded Si-glass-Si, and commercial SOI. In both, trap electrodes were electrically isolated islands of conducting silicon formed by selective removal of material (Bosch DRIE). The etch pattern was dened by ∼ 7 µm photoresist. The narrowest practical channel width in a 200 µm wafer was 4 µm (50 : 1 aspect-ratio). Note that typical wet etch techniques for silicon (KOH, EDP) are ineective in degenerate silicon. 18 Two-tiered etching (Fig. 1B) was accomplished by use of a pair of overlapping etch masks and the additivity of the etch process. The lower mask was ∼ 1 µm thermal oxide, the top was ∼ 7 µm photoresist. After an initial deep etch, hydrogen uoride (HF) was used to etch the exposed oxide, leaving the photoresist intact. A second deep etch completed the two-tier structure.
Si-glass-Si heterostructures were assembled by use of anodic bonding. 18 In our experiments we fabricated structures with d 1 = 100 to 200 µm, d 2 = 140 to 200 µm and d 3 = 100 to 600 µm. Anodic bonding of full wafers and individual chips was performed on a hotplate (450 • C, 500 V). Prior to bonding, chips were cleaned with HF and Piranha etch.
Through-wafer features were etched in the glass spacers before anodic bonding by ultrasonic milling. Alternately, it may be possible to etch the glass after bonding by use of silicon as a mask for a glass etchant such as HF. For HF:H 2 O = 1:10, the vertical etch rate is reported to be 10 µm/hr with an undercut of 15 µm/hr.
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Commercial SOI wafers are available with d 1 = 0.1 to 500 µm, d 2 = 0.1 to 10 µm, d 3 = 100 to 500 µm and a resistivity as low as 0.5 × 10 −3 Ω · cm, which helps reduce RF loss. For SOI, thermal silicon oxide usually forms the insulating layer (d 2 ).
Ion trap chips were packaged in either co-red ceramic chip carriers or planar ceramic circuit boards, both high vacuum compatible (∼ 1 × 10
Pa) and with gold traces. 20 The chips were adhered to the chip carriers by a ceramic paste. Ohmic contacts were deposited on the silicon chip (10 nm Al, 10 nm Ti, 1000 nm Au). Native oxide was stripped by a plasma etch or HF dip before deposition of ohmic contacts and again immediately before inserting a nished chip into the trap vacuum system. The
24
Mg + ions were created by electron bombardment or resonant photo-ionization of thermally evaporated neutral magnesium atoms. The atom source was isotopically enriched
Mg packed inside a resistivelyheated stainless tube with an aperture pointing toward the trap loading zones. The ions were cooled to the Doppler limit by use of a laser tuned below the

Mg
+ D2 transition at 280 nm. 11, 15 This letter presents approaches to building ion trap arrays that use degenerate silicon as an electrode material. Characteristics of two trap structures were presented and their performance suggests that this technology is compatible with trapping large arrays of ions for applications in QIP. The planar surface-electrode device demonstrated the feasibility of building monolithic ion traps in SOI. In addition to multi-zone traps, the goal of quantum computing could potentially be advanced by integration of these types of devices with CMOS electronics (e.g., via bump bonding), MEMS optics and optical bers.
